

## ***BT-AN-0055 (BRF6300/BRF6350 Clock Sharing, Rev 0.5)***

*Bluetooth Applications department, Israel*

### **ABSTRACT**

This document describes the clock sharing between the BRF6300 and an external Host or another external device.

### **Contents**

<b>Revision Control .....</b>	<b>2</b>
<b>1 Overview .....</b>	<b>3</b>
<b>2 Introduction .....</b>	<b>3</b>
<b>3 Internal Clock Sharing Scheme (CLK_MODE_SEL=1) .....</b>	<b>5</b>
3.1 Shutdown Mode .....	5
3.2 Active (or Deep-Sleep) Mode .....	6
3.2.1 Active-High Polarity .....	6
3.2.2 Active-Low Polarity .....	6
<b>4 External Clock Sharing Scheme (CLK_MODE_SEL=0) .....</b>	<b>7</b>
4.1 Shutdown Mode .....	7
4.2 Active (or Deep-Sleep) Mode .....	8
<b>5 External Clock Management by the Host .....</b>	<b>8</b>
5.1 CLK_MODE_SEL = '0' .....	8
5.2 CLK_MODE_SEL = '1' .....	9
5.3 Hardware and Software Host Requirements .....	9
5.3.1 Host Requirements: .....	10
5.3.2 Host software requirements: .....	10
<b>6 The HCI_VS_Configure_Clock_Sharing Command .....</b>	<b>11</b>
<b>7 Reference Documents .....</b>	<b>13</b>

WiLink is a trademark of Texas Instruments Incorporated.

Bluetooth is a trademark of Bluetooth SIG, Inc. and is licensed to Texas Instruments.

All other trademarks are the property of their respective owners.

## Figures

<b>Figure 1: Internal clock control by BRF6300</b> .....	<b>3</b>
<b>Figure 2: BRF6300 Internal Logic for Clock Sharing Scheme</b> .....	<b>4</b>
<b>Figure 3 : Internal Clock Sharing Scheme</b> .....	<b>5</b>
<b>Figure 4 : External Clock Sharing Scheme</b> .....	<b>7</b>
<b>Figure 5 : External clock management by host, CLK_MODE_SEL='0'</b> .....	<b>9</b>
<b>Figure 6 : External clock management by host, CLK_MODE_SEL='1'</b> .....	<b>9</b>

## Tables

<b>Table 1.</b>	<b>Internal Clock Sharing Scheme During Shutdown</b> .....	<b>5</b>
<b>Table 2.</b>	<b>Active state mode while in Active-High Polarity</b> .....	<b>6</b>
<b>Table 3.</b>	<b>Active High mode while in Active-Low Polarity</b> .....	<b>6</b>
<b>Table 4.</b>	<b>Shutdown mode while in External Clock Sharing Scheme</b> .....	<b>8</b>
<b>Table 5.</b>	<b>Active mode while in External Clock Sharing Scheme</b> .....	<b>8</b>

## Revision Control

Author Name	Description	Revision	Date	Approved By	Date
Eyal Haberman	Creation	0.1	November 17, 2005		
Dana Ram	Implemented R&D rejections and added scan_sync section	0.2	November 28, 2005		
Dana Ram	Revised Section 1. Added Section 4.3- clock management by Host.	0.3	December 4, 2005		
Dana Ram	Implemented WLAN-related comments	0.4	December 7, 2005		
Dana Ram	Fixed Figure 1. and Figure 3.	0.5	June 20, 2006		




1. Internal clock-sharing scheme – In this scheme two BRF6300 pins are used to get the clock request from the host and to output the combined clock request (active high/low polarity): EXT\_CLK\_REQ\_IN and EXT\_CLK\_REQ\_OUT. An internal logic (OR/AND) allows the host to send its clock request via the BRF6300, and the BRF6300 outputs the EXT\_CLK\_REQ\_OUT to the clock source (combination of the host clock request and the BRF6300 clock request).
2. External clock-sharing scheme – In this scheme only the EXT\_CLK\_REQ\_OUT is used (the EXT\_CLK\_REQ\_IN is not used and can be used as a general purpose output). In this mode several devices can be wired-OR with the BRF6300 EXT\_CLK\_REQ\_OUT

A third terminal, CLK\_MODE\_SEL is used to select between these two schemes.

3. External clock management by the Host – In this scheme, the Host has the responsibility for controlling the fast clock module

**Note:** in both clock-sharing schemes it is required that all the system components using the clock source must be able to receive a clock signal even when not requesting it. This should not cause any excessive power consumption or reliability issues.

The figure below shows the concept of the BRF6300 internal implementation that is used for all three clock-sharing schemes.




1. The CLK\_MODE\_SEL controls PD1, PD2, output buffer and Mux 2:
  - CLK\_MODE\_SEL=1 PD1, PD2 are disabled, output buffer = drive,
  - CLK\_MODE\_SEL=0 PD1, PD2 are enabled, output buffer = dynamic\*
  - The default state of MUX2 is also controlled by CLK\_MODE\_SEL : CLK\_MODE\_SEL =1 → INPUT1 ; CLK\_MODE\_SEL = 0 → INPUT0
2. The dotted line shows the default (during shut down and power up, until VS command is sent by the host) – Mux 1 outputs INPUT1 by default.
3. The state of Mux1 and Mux2, in active mode, can be controlled by a VS command

\* Dynamic= When the driving signal (EXT\_CLK\_REQ\_OUT) is H , the related pull down (PD2) is disabled  
When the driving signal (EXT\_CLK\_REQ\_OUT) is L , the related pull down (PD2) is enabled

**Figure 2: BRF6300 Internal Logic for Clock Sharing Scheme**

### 3 Internal Clock Sharing Scheme (CLK\_MODE\_SEL=1)



**Figure 3 : Internal Clock Sharing Scheme**

In this mode the clock sharing scheme is implemented by using the BRF6300 internal logic.

The Host clock request signal is input to the BRF6300 EXT\_CLK\_REQ\_IN terminal and combined internally with the BRF6300 internal Clock Request signal. The output of the logic generates the EXT\_CLK\_REQ\_OUT, which is used to enable the clock source.

The internal logic may be OR or AND. In the case of OR logic, the clock request signal's logic should be active high, and for AND logic the clock request signal's logic should be active low (refer to Figure 2).

NOTE: when the system consists of other external devices such WLAN (WL1251/WL1253) or a DTV device, this configuration is not to be used. The configuration described in Section 4 should be used instead.

#### 3.1 Shutdown Mode

During shutdown the pull downs on EXT\_CLK\_REQ\_IN and EXT\_CLK\_REQ\_OUT are disabled, and the output buffer is driving according to the level of EXT\_CLK\_REQ\_IN.

The Host terminal, which drives EXT\_CLK\_REQ\_IN, can drive high or low, or can be at high-Z with pull up or with pull down. The EXT\_CLK\_REQ\_OUT will drive high or low, according to the state of EXT\_CLK\_REQ\_IN.

This can be referred to as if there is a short between the EXT\_CLK\_REQ\_IN and EXT\_CLK\_REQ\_OUT (refer to Figure 1)

**Table 1. Internal Clock Sharing Scheme During Shutdown**

BRF6300 Mode	Clock sharing scheme	BRF6300 clock (int)	EXT_CLK_REQ_IN	EXT_CLK_REQ_OUT	Notes
Shut down	Internal clock sharing (CLK_MODE_SEL = 1)	Clk not req	'0'	'0'	No internal PDs are enabled in this mode
		Clk not req	'1'	'1'	

## 3.2 Active (or Deep-Sleep) Mode

The short between the EXT\_CLK\_REQ\_IN and EXT\_CLK\_REQ\_OUT that was described in the previous section will remain until a VS command is sent to route the EXT\_CLK\_REQ\_IN to the internal logic (internal OR or internal AND).

Note: When using this scheme the Host must send the VS command that will soon be described after exiting shutdown mode.

The polarity of the clock request (active-high or active-low) determines whether the internal OR should be used (active high) or internal AND should be used (active low).

### 3.2.1 Active-High Polarity

When the polarity of the clock request is active-high ('1' means the clock is requested), the following VS command should be sent by the Host:

**Send\_HCI\_VS\_Configure\_Clock\_Sharing** 0xFD0A, 1, 1, 0, 0x02, 0x02

**Wait\_HCI\_Command\_Complete\_VS\_Configure\_Clock\_Sharing\_Event** 5000, any,  
**HCI\_VS\_Configure\_Clock\_Sharing**, 0x00

Table 2. depicts all the different combination for the BRF6300 and the external device clock requests and the resulting clock request at the output of the BRF6300 (EXT\_XLK\_REQ\_OUT) for the internal clock sharing scheme with active-high polarity.

**Table 2. Active state mode while in Active-High Polarity**

BRF6300 Mode	Clock sharing scheme	BRF6300 clock (int)	EXT_CLK_REQ_IN	EXT_CLK_REQ_OUT	Notes
Active or Deep-Sleep	Internal clock sharing (CLK_MODE_SEL = '1')	Clk not req	'0'	'0'	No internal PDs are enabled in this mode.
		Clk not req	'1'	'1'	
		Clk req	'0'	'1'	
		Clk req	'1'	'1'	

### 3.2.2 Active-Low Polarity

When the polarity of the clock request is active-low ('0' means the clock is requested), the following VS command should be sent by the Host:

**Send\_HCI\_VS\_Configure\_Clock\_Sharing** 0xFD0A, 1, 0, 0, 0x02, 0x02

**Wait\_HCI\_Command\_Complete\_VS\_Configure\_Clock\_Sharing\_Event** 5000, any,  
**HCI\_VS\_Configure\_Clock\_Sharing**, 0x00

Table 3. depicts all the different combination for the BRF6300 and the external device clock requests and the resulting clock request at the output of the BRF6300 (EXT\_XLK\_REQ\_OUT) for the internal clock sharing scheme with active-low polarity.

**Table 3. Active High mode while in Active-Low Polarity**

BRF6300 Mode	Clock sharing scheme	BRF6300 clock (int)	EXT_CLK_REQ_IN	EXT_CLK_REQ_OUT	Notes
--------------	----------------------	---------------------	----------------	-----------------	-------

Active or Deep-Sleep	Internal clock sharing (CLK_MODE_SEL = '1')	Clk not req	'0'	'0'	No internal PDs are enabled in this mode.
		Clk not req	'1'	'1'	
		Clk req	'0'	'0'	
		Clk req	'1'	'0'	

## 4 External Clock Sharing Scheme (CLK\_MODE\_SEL=0)




Figure 4 : External Clock Sharing Scheme

In this mode the external devices' clock requests are not input into the BRF6300. All the clock requests of the system are wired-OR with the BRF6300 EXT\_CLK\_REQ\_OUT pin. Whenever a clock is required by the BRF6300 or an external device, it asserts to high its clock request output pin in order to enable the clock source.

*Note: Applying this external clock sharing scheme requires all the devices in the system to drive Hi-Z to the clock-request terminal when the clock is not required.*

In this mode the EXT\_CLK\_REQ\_IN *should not* be driven as an input by an external device. Since if EXT\_CLK\_REQ\_IN is driving high, the output buffer drives high (this would be interpreted wrongly as a clock request). Moreover there will be a current drawn from the pull down on EXT\_CLK\_REQ\_IN. Therefore, as stated earlier, **when CLK\_MODE\_SEL=0, EXT\_CLK\_REQ\_IN should be used only as an output.**

If any of the above requirements cannot be met then an external OR gate can be used to OR between all the clock requests of the different devices and then input to the clock source enable pin.

### 4.1 Shutdown Mode

During shutdown the pull down on EXT\_CLK\_REQ\_IN is enabled and the EXT\_CLK\_REQ\_OUT signal is in high-z with the pull down enabled. (The latter is conditioned on the EXT\_CLK\_REQ\_IN being not connected – as recommended).

Upon leaving shut down mode and when requesting a clock, the BRF6300 will drive high the EXT\_CLK\_REQ\_OUT pin and disable its pull down.

Table 4. depicts all the different combination for the BRF6300 and the external device clock requests and the resulting clock request at the output of the BRF6300 (EXT\_CLK\_REQ\_OUT) for the external clock sharing scheme during shutdown.

**Table 4. Shutdown mode while in External Clock Sharing Scheme**

BRF6300 Mode	Clock sharing scheme	BRF6300 clock (int)	EXT_CLK_REQ_IN	EXT_CLK_REQ_OUT	Notes
Shut down	External Clock Sharing (CLK_MODE_SEL = '0')	Clk not req	N/C + PD	Hi-Z + PD	
		Clk not req	'1' + PD	'1'	Not recommended

## 4.2 Active (or Deep-Sleep) Mode

Table 5. depicts all the different combination for the BRF6300 and the external device clock requests and the resulting clock request at the output of the BRF6300 (EXT\_CLK\_REQ\_OUT) for the external clock sharing scheme while active.

**Note:** In the external clock sharing scheme there is no need for the host to send a VS command. This scheme is enabled by default.

However in the scheme active-low logic is not applicable.

**Table 5. Active mode while in External Clock Sharing Scheme**

BRF6300 Mode	Clock sharing scheme	BRF6300 clock (int)	EXT_CLK_REQ_IN	EXT_CLK_REQ_OUT	Notes
Active or Deep - Sleep	External Clock Sharing (CLK_MODE_SEL = '0')	Clk not req	N/C + PD	Hi-Z + PD	EXT_CLK_REQ_IN can be used as GP output.
		Clk req	N/C + PD	'1'	

## 5 External Clock Management by the Host

Another possibility is that Host has the responsibility for controlling the fast clock module.

The logic state of CLK\_MODE\_SEL will determine the logic state of EXT\_CLK\_REQ\_OUT when the BRF6300 is in shutdown or when not requesting a clock. According to the Host requirements on its clock\_request\_in pin, the logic state of CLK\_MODE\_SEL should be determined.

The following two sections explain this in detail.

### 5.1 CLK\_MODE\_SEL = '0'

This scheme shown in Figure 5 presents a scheme in which the Host has the responsibility for controlling the fast clock module and CLK\_MODE\_SEL='0'.






Figure 5 : External clock management by host, CLK\_MODE\_SEL='0'

In this scheme, when the BRF6300 is in shutdown or when not requiring a clock, EXT\_CLK\_REQ\_OUT= Hi-Z.

## 5.2 CLK\_MODE\_SEL = '1'

This scheme shown in Figure 6 presents a scheme in which the Host has the responsibility for controlling the fast clock module and CLK\_MODE\_SEL='1'.




Figure 6 : External clock management by host, CLK\_MODE\_SEL='1'

In this scheme, when the BRF6300 is in shutdown or when not requiring a clock, EXT\_CLK\_REQ\_OUT='0'.

## 5.3 Hardware and Software Host Requirements

In this case, the host has the responsibility for controlling the fast clock module. To allow the host to manage the clock correctly, the EXT\_CLK\_REQ\_OUT signal from the BRF6300 is connected to an I/O on the host. Since the host is controlling the NSHUT\_DOWN signal to the BRF6300, it is aware of when the BRF6300 is in Shut-down, and can ignore the false clock request during this time. When the BRF6300 is not Shut-down, however, the host can detect that the BRF6300 requires the clock, and enable it.

This method requires that the host (if asleep) must wake up whenever BRF6300 requires the clock.

The efficiency of this method may be improved by synchronizing the BRF6300 wake-up to the periodic wake-up of the host. This method is described in the following section.

NOTE: Use of this method requires an interrupt software routine in Host that may require substantial software changes and/or increased cost on the Host side.

### **5.3.1 Host Requirements:**

1. The GPIO PIN connected to EXT\_CLK\_REQ\_OUT must be interruptible. The interrupt will force the Host to wake-up (if asleep) if the BRF6300 needs the clock for scanning.
2. The interrupt can be triggered either by rising edge or by level since EXT\_BT\_CLK\_REQ is active high.
3. The GPIO can be accessed by the SW running on the host side to read its value (i.e., to know whether it is HIGH or LOW).
4. By default the clock should be supplied to the BRF6300 15ms after the assertion of the EXT\_BT\_CLK\_REQ. This interval can be changed by a VS command HCI\_VS\_Set\_Settling\_Time\_Island2.

### **5.3.2 Host software requirements:**

1. On initialization - configure the GPIO to be an interrupt input triggered by rising edge.
2. Create an empty interrupt handler to avoid any other use of this interrupt by the SW on the Host side.
3. Change HCILL code as follows: on the "Enter Sleep" function (or "can I go to sleep" equivalent function), before checking whether the HCILL state is ASLEEP, read the GPIO value and if the GPIO is HIGH, then do not allow going to sleep.
4. The SW is not required to control the CLOCK\_ENABLE signal. This should be controlled by the system's hardware. It will go to HIGH (requesting the CLOCK) immediately as a result of the BRF clock request's interrupt (or by other interrupt in the system that require the clock).

## 6 The HCI\_VS\_Configure\_Clock\_Sharing Command

In active mode, the host can determine the following parameters using this VS command:

1. Which logic to use (OR for active high clock request, AND for active low clock request)
2. Selects Mux 2 input 0, to transfer the internal logic to EXT\_CLK\_REQ\_OUT
3. EXT\_CLK\_REQ\_OUT mode (high-Z or output)
4. Disabling or enabling of the pull downs

Command	Opcode	Command Parameters	Return Parameters
HCI_VS_Configure_Clock_Sharing	0xFD0A	Internal (OR/AND) Enable Polarity Output mode (Tri-state/Output/wired) Input pull enable Output pull enable	status

### Description:

This command **configures** the selected clock sharing mode.

Note that prior to sending this command the clock sharing configuration is determined by external CLK\_SEL pin.

### Default values:

Default behavior is determined by the CLK\_SEL pin. The below values are the register defaults which only take place when sending this command.

Internal (OR/AND) Enable =1 (Internal OR is configured).

Polarity =1

Tri-state output Enable =0 (Output mode is selected)

Input pull enable =1

Output pull enable =1

### Command Parameters:

Internal (OR/AND) Enable	Size: 1 Byte
Value	Parameter Description
0x0	Internal (OR/AND*) disabled
0x1	Internal (OR/AND*) enabled

\* OR/AND is selected according to the configured polarity

Polarity:	Size: 1 Byte
Value	Parameter Description
0x0	Active low polarity of the output PIN (EXT_CLK_REQ_OUT)
0x1	Active high polarity of the output PIN (EXT_CLK_REQ_OUT)

Output Mode	Size: 1 Byte
Value	Parameter Description
0x0	Output mode is determined according to CLK_MODE_SEL pin. CLK_MODE_SEL=1 -the output is always driven. CLK_MODE_SEL = 0 - the output is Hi-Z when clock is not required and H when clock is requested.
0x1	Reserved.
0x2	Output always drives
0x3	Clock is required → output is H , Clock is not required → output is Hi-Z <b>Applicable for active-high polarity and wired-OR scheme</b>
0x4	Reserved.

Input pull Enable	Size: 1 Bytes
-------------------	---------------

Value	Parameter Description
0x0	Input pull (on IO15) is statically disabled
0x1	Input pull (on IO15) is statically enabled
0x2	According to CLK_MODE_SEL: CLK_MODE_SEL = '1' → pull down is disabled CLK_MODE_SEL = '0' → pull down is enabled

Output pull Enable	Size: 1 Bytes
Value	Parameter Description
0x0	Output pull (on IO0) is statically disabled
0x1	Output pull (on IO0) is statically enabled
0x2	According to CLK_MODE_SEL: CLK_MODE_SEL = '1' → pull down is disabled CLK_MODE_SEL = '0' → pull down is enabled

**Return Parameters:**

Status:	Size: 1 Byte
Value	Parameter Description
0x00	Command Succeeded.
0x01-0xFF	Command failed. See error codes table in BT-SW-0029

**Events Generated:**

Command Complete Event

Preliminary

## 7 Reference Documents

Document	Reference
BRF6300 Product Review	BT-DS-0023
BRF3000 Scan Sync to Host AN	BT-AN-0056
BRF6300 HCI VS command Rev	BT-SW-0029

Preliminary

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<b>Products</b>		<b>Applications</b>	
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>	Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>	Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>	Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>	Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>	Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>	Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>	Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
		Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
		Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
		Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address: Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated